

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets

(11) Publication number:

0 048 175**A2**

(12)

EUROPEAN PATENT APPLICATION(21) Application number: **81304255.3**(61) Int. Cl.³: **H 01 L 21/76**
H 01 L 27/04(22) Date of filing: **16.09.81**

(30) Priority: 17.09.80 JP 127987/80
08.07.81 JP 105574/81
19.08.81 JP 128760/81

(43) Date of publication of application:
24.03.82 Bulletin 82/12

(84) Designated Contracting States:
AT BE CH DE FR GB IT LI LU NL SE

(71) Applicant: **Hitachi, Ltd.**
5-1, Marunouchi 1-chome
Chiyoda-ku Tokyo 100(JP)

(72) Inventor: **Tamaki, Yoichi**
217, Higashikoigakubo-1-chome
Kokubunji-shi(JP)

(72) Inventor: **Kure, Tokuo**
1-3, Higashikoigakubo-3-chome
Kokubunji-shi(JP)


(72) Inventor: **Sato, Akira**
48-18, Akatsukicho-1-chome
Hachioji-shi(JP)

(72) Inventor: **Higuchi, Hisayuki**
24-4, Honcho-4-chome
Kokubunji-shi(JP)

(74) Representative: **Paget, Hugh Charles Edward et al,**
MEWBURN ELLIS & CO. 2/3 Cursitor Street
London EC4A 1BQ(GB)

(54) Semiconductor device and method of manufacturing the same.

(57) A semiconductor device has a plurality of elements isolated by a groove (10) which is at least partly filled with insulating material. To avoid risk of breakage of conductive layers later formed on the groove, the groove has a gentle slope (17) at its upper side wall portions, and a steep slope (18) at its lower side wall portions. This groove (10) provides gentle steps at its mouth but occupies small area on the substrate (1), thus enabling an extremely high-density integrated circuit to be formed.

**EP 0 048 175 A2**

SEMICONDUCTOR DEVICE AND
METHOD OF MANUFACTURING THE SAME

1 This invention relates to a semiconductor device
and a method of manufacturing the same, and particularly
to a semiconductor device having elements formed in a
surface region of a semiconductor substrate to be isolated
5 by a groove at least partly filled with insulating
material.

 In a semiconductor integrated circuit includ-
10 ing a number of active and passive elements such as
transistors, diodes and resistors within a semiconductor
substrate, it is necessary to electrically isolate these
elements each other.

 To electrically isolate the elements formed in
15 a substrate, there have been proposed some methods of
which the pn junction isolation is most widely used.

 In this pn junction isolation, the pn junction
provides a high resistance when reverse biased, thus
being effective to isolate adjacent elements.

20 This pn junction isolation has most widely
been used for isolation of elements in a semiconductor
device, but it has drawbacks of requiring a large area,
causing a large parasitic capacitance and so on so that
it is difficult to be used for a high-density integrated
25 semiconductor device.

1 To solve this problem, there has been proposed dielectric isolation method.

 In this method, a groove of a U- or V-shape section is formed in a semiconductor substrate to isolate
5 elements formed therein. In this case, following two processes are used: (1) only an insulating material is used to fill the groove, or (2) an insulating layer is deposited on the side walls and bottom wall of the groove and then insulating material, polycrystalline
10 silicone or amorphous silicon is filled in the groove (hereinafter, the isolation using such a groove is called a U-groove or V-groove isolation).

 This dielectric isolation requires a small area, and provides a small parasitic capacitance and
15 a large dielectric resistance, and so on, as compared with the pn junction isolation. In spite of these advantages, this dielectric isolation has the following problems to be solved.

 To achieve the U-groove isolation, as shown in
20 Fig. 1a, a U-shaped groove 2 is first formed in a semiconductor substrate 1, an insulating film 3 and a polycrystalline silicon film 4, for example, are deposited over the substrate 1 by a well known process such as CVD (chemical vapor deposition), and then an unnecessary
25 part of the insulating film 3 and polycrystalline silicon film 4 is etched away.

 At this time, in order to completely remove the insulating film 3 and polycrystalline silicon 4

- 3 -

1 deposited on the surface of the semiconductor substrate 1 -
excepting those in the groove, it is necessary to perform
the above etching somewhat excessively.

However, such excessive etching will remove
5 part of the insulating film 3 and polycrystalline silicon
film 4, within the groove 2 to a depth somewhat lower
than the surface of the semiconductor substrate 1 so as
to form a sharp step 5 of about right angle at the edges
of the groove 2 as shown in Fig. 1b.

10 Therefore, if a conductor for interconnection
is formed on the substrate 1 across the groove 2, the
interconnection conductor will easily be broken at the
sharp step 5. Thus, it is difficult to build up a high-
reliability integrated circuit with use of this dielectric
15 isolation technique.

If a groove of a V-shaped section is formed
in the substrate 1, the step 5 becomes round at the
edges of the groove 2; thus reducing the probability of
braking the conductor at the groove as compared with the
20 U-shaped groove. However, the V-shaped groove occupies
more area, which is apparently not suited for the large-
scale integrated circuit.

Accordingly, it is an object to provide a
semiconductor device with the above drawback obviated
25 and the elements of which are isolated by a groove occupy-
ing a small area, providing a small parastic capacitance
and causing no breaking of conductor at its step, and a
method of manufacturing the same.

1 To this end, this invention employs a groove having a gentle slope at its upper side wall and a steep slope at its lower side wall for the purpose of isolating the elements in the substrate.

5 This invention will be described in detail with reference to the attached drawings, in which:

 Figs. 1a and 1b are cross-sectional views of a semiconductor substrate to which reference is made in explaining the conventional U-groove isolation;

10 Fig. 2 is a cross-sectional view of an example of the Y-groove for isolation of elements used in this invention;

 Figs. 3a to 3d are a flow diagram of one embodiment of the invention;

15 Fig. 4 is a cross-sectional view of another embodiment of the invention;

 Figs. 5a to 5b, 6a to 6b and 7a to 7c are flow diagrams of other different embodiments of the invention; and

20 Fig. 8 is a cross-sectional view of still another embodiment of the invention.

 Fig. 2 is a cross-sectional view of one embodiment of this invention.

 As shown in Fig. 2, this invention employs a
25 groove of a Y-shaped section having a gentle slope on the upper side wall and a steep slope on the lower side wall in order to isolate elements (such isolation is called Y-groove isolation in this specification).

1 Specifically, on the (100) oriented silicon
substrate 1 is formed a collector buried layer 6 by a
well known method, and on the buried layer 6 is formed
a single crystal silicon layer 7 for the active region
5 of a transistor by the well known vapour phase epitaxial
growth process. Subsequently, a SiO_2 film 8 and a Si_3N_4
film 9 are sequentially formed thereon by the known
thermal oxidizing process and CVD process.

Then, by the method as will be described in
10 detail later, is formed a groove 10 of Y-shaped cross-
section having a gentle slope on the upper side wall and
a steep slope on the lower side wall, and on the surface
of the groove 10 are formed a SiO_2 film 11 and a Si_3N_4
film 12 in turn. Thereafter, a polycrystalline silicon
15 13 is filled in the groove and subsequently a SiO_2 film
14 is formed on the polycrystalline silicon 13 to flatten
its surface.

The Y-groove isolation, as shown in Fig. 2,
causes no steep step because the slope on the upper side
20 wall of the groove 10 is gentle. Thus, even if conductors
for interconnection are formed to run across the gap of
the groove 10, the conductors are almost not broken at
the gap.

Moreover, the steep slope on the lower side
25 wall of the groove 10 is advantageous to greatly reduce
the surface area (geometry) necessary for isolation as
compared with the V-groove isolation which uses the V-
groove having only gentle slope on the side wall.

1 In accordance with this invention, it is possible
to achieve both the prevention of breaking of conductors
and reduction of the necessary area, which are particu-
larly useful for making large-scale integrated circuits.

5 While in this embodiment the two insulating
films of SiO_2 11 and Si_3N_4 12 are formed over the surface
of the groove 10 and then the polycrystalline silicon
13 is filled in the groove 10, other various modifications
can be made in this invention.

10 For example, the insulating films deposited on
the surface of the groove 10 may be Al_2O_3 film, photo-
silicate glass film or other insulating films instead of
the SiO_2 film 11 and Si_3N_4 film 12.

 In addition, two layers are not always necessary
15 for the insulating films 11 and 12 on the surface of the
groove 10, but one layer or three layers or more can be
used for the insulating films 11 and 12.

 Furthermore, the insulating films are not
necessary to be covered over the entire surface of the
20 groove. As long as the insulating film or films are
covered over the side wall, the bottom wall of the groove
is not necessary to have any insulating film thereon.
Even if the polycrystalline silicon 13 is made in direct
contact with the bottom surface of the groove 10, there
25 is no trouble in the isolation of elements.

 In this embodiment as shown in Fig. 2, the
insulating films 11 and 12 and polycrystalline silicon
13 are filled in the groove 10. To prevent the stress

1 within the semiconductor substrate, the way according
to this embodiment is most suitable. But, an insulating
material such as SiO_2 may be used instead of poly-
crystalline silicon, which provides excellent isolation
5 characteristics. The insulating material such as SiO_2
may be applied after the deposition of SiO_2 film 11 and
 Si_3N_4 film 12 over the inside wall of the groove 10,
or it may be directly applied in the groove 10 to fill
the groove with only the insulator such as SiO_2 .

10 In accordance with this invention, the groove
having a gentle slope on the upper side wall and a steep
slope on the lower side wall is formed to isolate the
elements built up on the surface region of the semi-
conductor substrate 1, and these slopes can take dif-
15 ferent angles.

In practice, it will be most preferable to
take the upper and lower slopes of about 30° to 65° and
about 70° to 90° , respectively.

If the upper slope of the groove 10 (angle of
20 the upper side wall relative to the main surface of the
semiconductor substrate 1) is about 65° or above, the
conductor for interconnection formed across the groove
10 will easily be broken. If the slope is about 30°
or below, the breaking of the conductor can be prevented
25 most satisfactorily, but the necessary area for the
formation the groove 10 is so large as to lose one of
the advantages of the invention.

Moreover, if the lower slope of the groove 10

1 is about 90° or above, an insulating material or polycrystalline silicon becomes difficult to fill in the groove 10 with high density, and hollows or cavities are easily caused therein. If the lower slope is 70° or below, the necessary area becomes very large.

Moreover, if polycrystalline silicon 13 is buried in the groove 10 for the purpose of isolation, oxidation of the surface of the polycrystalline silicon 13 will provide a large stress, which is lightened by a small-angle slope of the upper side wall of the groove 10. Consequently, the generation of crystal defect can be prevented within the silicon substrate 1, and the prevention effect is great when the upper slope is 65° or below.

From the above reasons, in practice, the upper and lower slopes are preferably selected to be about 30° to 65° and about 70° to 90° , respectively.

In addition, if the depth of the upper slope of the groove is about $1\text{ }\mu\text{m}$ or above, the necessary area is increased to loose the small area effect, whereas if the depth thereof is about $0.2\text{ }\mu\text{m}$ or below, the conductor thereacross is easily broken. Therefore, the depth of the upper gentle slope of the groove is preferably about 0.2 to $1\text{ }\mu\text{m}$.

25. Embodiment 1

This embodiment shows a bipolar integrated circuit to which this invention is applied.

1 Referring to Fig. 3a, on the (100) oriented Si substrate 1 is formed the collector buried layer 6 by a known method, and on the layer 6 is formed the Si epitaxial layer 7 for the active region of transistors.
5 Then, the surface of the layer 7 is oxidized by applying heat to form the SiO_2 film 8, on which the Si_3N_4 film 9 is formed by the known CVD method.

Subsequently, the Si_3N_4 film 9 is selectively etched away by the well known etching process, and the
10 exposed portion of the SiO_2 film 8 is further over-etched away to leave a pent roof 15 of Si_3N_4 as shown in Fig. 3b. In this case, the amount of side-etching of the SiO_2 film 8 is preferably 0.3 to 1.0 μm . Then, by using a well known alkaline etchant such as KOH or hydrazine the Si
15 epitaxial layer 7 is etched isotropically to form a slope 17 beginning from the ends 16 of the SiO_2 film 8 as illustrated. This isotropic etching is continued until the (111) slope 17 exceeds the end of the roof 15. That is, since the (111) slope 17 is at 55° relative to the
20 main surface (100), the depth of etching is given by $d \cdot \tan 55^\circ (= 1.43d)$ or above where d is the amount of side-etching of the SiO_2 film 8.

Subsequently, by the reactive spatter etching technique with use of the mixture of CCl_4 and O_2 gas,
25 the exposed portion of the Si epitaxial layer 7, buried layer 6 and Si substrate 1 are selectively etched away with the mask of the Si_3N_4 film 9 as shown in Fig. 3c, so as to form a groove 18 of substantially vertical side

1 wall which penetrates the collector buried layer 6
into the Si substrate 1.

Then, in order to prevent the generation of
channeling, an impurity material (boron) having opposite
5 conductivity to that of the buried layer 6 is introduced
into the bottom surface of the groove 18 by ion implanta-
tion. After annealed in a nitrogen atmosphere, the
exposed portion of groove 10 is selectively oxidized
with use of the mask of Si_3N_4 film 9, to have the thick
10 SiO_2 film 11 (about 0.3 to 1.0 μm thick) formed over the
surface of the groove, as shown in Fig. 3d. After the
mask of the Si_3N_4 film 9 is removed, the Si_3N_4 film 12
is again deposited over the entire substrate. The
 Si_3N_4 film 12 thus formed has a good effect of preventing
15 the lateral oxidization upon subsequent oxidizing
process, and the crystal defect from occurring, but it
can be omitted because the isolation can be achieved
without the formation of the Si_3N_4 12. Thereafter, a
polycrystalline Si 13 is buried in the groove 10, and
20 the exposed portion is oxidized to form thereon a SiO_2
film 14. Thus, the isolation is achieved as shown in
Fig. 3d.

As is apparent from Fig. 3d, if the buried
polycrystalline Si 13 is shallow, no steep-edge step is
25 formed at the mouth of the groove 10 because the slope
of groove 10 is gentle. Moreover, since windows can be
formed in self-alignment on the base and emitter regions
by use of thick SiO_2 film 11, precise working is

1 advantageously performed.

While in this embodiment as shown in Figs. 3a to 3d the isotropic etching of Si with use of etchant, combined with the dry etching is performed to form the
5 groove 18 of Y-shaped section, such groove 10 can be formed by only the dry etching the condition of which is controlled.

Specifically, as shown in Fig. 4, the Si_3N_4 film 9 to be used as an etching mask is provided at its
10 ends with a taper 19, and the initial etching is performed under the condition that the ratio of the etching speed for Si to that for Si_3N_4 , or the ratio ($\text{Si}/\text{Si}_3\text{N}_4$) is a large value (5 or above). Then, etching is performed under a small value (about 1 to 5) of $\text{Si}/\text{Si}_3\text{N}_4$,
15 so that the Si_3N_4 film 9 is gradually etched at its ends and at the same time a gentle slope 20 is gradually formed at the upper side wall of the groove as a result of the gradual etching of the Si_3N_4 mask 9, as shown in Fig. 4.

20 In addition, the side-etching of the SiO_2 film 8 and the etching of Si with fluoric acid-nitric acid are alternately performed to form a groove having an arbitrary slope although steps are slightly caused. This dry processing can be practically used.

25 While in the above embodiment as shown in Figs. 2, 3a to 3d, and 4 the polycrystalline silicon Si is buried in the groove 10 or 18, other materials such as dielectric materials of SiO_2 , Si_3N_4 and the like,

1 or high polymer materials can be used as a buried material in the groove 10 or 18.

While in the above embodiments the SiO_2 film 11 and Si_3N_4 film 12 are used as a mask for the groove 10 or 18, this invention is not limited to these films, but can of course use other two different films with different etchant-resistance properties.

Embodiment 2

Although various elements can be formed in the regions isolated by the Y-shaped groove 10, this embodiment shows the formation of a bipolar transistor.

By the same processes as in the embodiment 1, the Y-shaped groove 10 is formed as shown in Figs. 3a to 3d. Then, after the exposed portion of the Si_3N_4 film 12 is removed, a Si_3N_4 film 21 is deposited over the entire surface as shown in Fig. 5a by the known CVD process. In Fig. 5a, reference numeral 22 represents a channel stop layer formed on the bottom of the groove 18 by the ion implantation process for the purpose of preventing the generation of channeling.

Subsequently, by known diffusion and ion implantation process, are formed in the epitaxial layer 7 a collector channel region 23, a base region 24 and an emitter region 25. Then, a collector electrode 26, an emitter electrode 27 and a base electrode 28 are formed by the well known photoetching process, thus building up a bipolar transistor as shown in Fig. 5b.

1 In the bipolar integrated circuit formed
according to the embodiment 2, the separation distance
between elements is $1/3$ or below of that in the conventional
integrated circuit, and thereby the integration degree of
5 the bipolar integrated circuit is improved twice or
more. In addition, no great step and less occurrence of
crystal defect lead to high yield of good transistors.

Embodiment 3

 A groove of a Y-shaped cross section is formed
10 as follows.

 First referring to Fig. 3a, the SiO_2 film 8
and Si_3N_4 film 9 are deposited on the Si epitaxial
layer 7 in turn. Then, part of the SiO_2 film 8 and
 Si_3N_4 film 9 in which a groove is to be formed is etched
15 away so that the corresponding surface of the Si epitaxial
layer 7 is exposed. As shown in Fig. 6a, by reactive
sputter etching, the exposed layer 7 is vertically
etched away to the depth of about $2.5 \mu\text{m}$ and the SiO_2
film 8 is further laterally etched away to about $0.3 \mu\text{m}$
20 in length. Then, by use of an etchant containing fluoric
acid-nitric acid, the films are etched about $0.2 \mu\text{m}$.
The exposed surface of silicon is etched isotropically
in the vertical and horizontal directions. The SiO_2
film 8 is again laterally etched away to about $0.2 \mu\text{m}$,
25 and by the above etchant are isotropically etched away
the corresponding films so that a groove, as shown in
Fig. 6b, is formed having stepped gentle slopes on

1 its upper side wall with slight steps. The steps are
reduced in their height by further isotropic etching and
finally removed to flatness thereby.

Even if the corners of the bottom of the
5 groove are substantially at right angles, there is no
trouble in practice. As shown in Fig. 6b, the round
corners are effective to disperse the stress caused
within the semiconductor substrate 1, providing excellent
results.

10 Embodiment 4

This embodiment employs only SiO_2 for filling
the inside of the groove. After the groove 10 of a
Y-shaped section is formed by the processes as shown
in Figs. 3a to 3c, the thick SiO_2 film 11 and the Si_3N_4
15 film 12 are formed as shown in Fig. 3d. These processes
are the same as in Embodiment 1.

Then, after SiO_2 is filled in the groove 10
by the known CVD process, a bipolar transistor is built
up in the substrate in the same way as in the Embodiment
20 2.

In this embodiment 4, since insulating material
of SiO_2 is filled in the groove, capacitance produced
by the conductors for interconnection, i.e. so-called
wiring capacitance is reduced to 1/3 or below of that
25 in the prior art, and the operating speed of the bipolar
integrated circuit is improved 1.5 times or more.

1 Embodiment 5

In the above embodiments, to form gentle slopes at the upper side wall of the groove 10, side-etching is performed on the SiO_2 film, thus extending
5 the mouth of the groove to be larger than the opening of the mask to be used.

This embodiment 5 does not expand the width of the groove to be larger than the size of the opening of the mask, but provides a slope at the upper side wall
10 of the groove to thereby form a fine isolating groove effective for flattening.

First, on the (100) oriented Si substrate 1, the collector buried layer 6 and epitaxial Si layer 7 are formed in the same way as in Embodiment 1, and
15 an etching mask 30 formed of SiO_2 or Si_3N_4 is formed as shown in Fig. 7a. Then, the wet etching with use of hydrazine solution and plasma etching with use of CCl_4 gas are performed to etch along a (111) surface 31, forming a groove having slopes descending inwards from the end of
20 the opening of the mask 30. Thereafter, by the known CVD process, is deposited over the entire surface a SiO_2 film 32. The SiO_2 film 32 thus deposited is etched to an extent of its film thickness by the spatter etching process with the result that since the thickness is
25 reduced by the film thickness in the depth direction or vertical direction, the SiO_2 on the horizontal plane is completely removed but the SiO_2 on the slopes 31 not completely removed, leaving a remaining portion 33 as

1 shown in Fig. 7b. Since the plane (111) is sloped at
55° with respect to the plane (100), the SiO_2 film has
a 1.74-fold ($1/\cos 55^\circ$ -fold) thickness in the depth
direction. Thus, even after etching, the SiO_2 film has
5 a 0.74-fold thickness in the depth direction, or the
remaining portion 33 is left on the slope. Since the
Si surface is exposed at the bottom, 34 of the groove,
the Si is etched with the mask of the remaining portion 33
by the reactive sputter etching to form an exposed
10 bottom portion 34 in the groove as shown in Fig. 7c.
The etchant used for the reactive sputter etching on
Si is the mixture of CCl_4 and 20% of O_2 of pressure 5Pa
under high frequency power density of 0.4 W/cm^2 . At this
time, the Si is etched at the selecting ratio of 20 with
15 respect to SiO_2 and not etched in the lateral direction.

The etching mask 30 may be Si_3N_4 , Al_2O_3 or
the like other than SiO_2 , or may be formed by heating
to oxidize Si into SiO_2 without direct deposition. That
is, whatever is formed on the Si to serve as an etching
20 mask for Si may be used as the mask 30. The etching
process for this film may be any one which attacks the
film only in the depth direction (for example, sputter
etching with use of Ar gas or reactive sputter etching
with use of Freon gas).

25. Embodiment 6

This embodiment is to form grooves of different
depths in accordance with the invention.

1 For a fine groove 36 as shown in Fig. 8, when
etching is performed to leave the Si (111) plane, the
side walls of the groove are connected at their skirts
to form a V-shaped groove because of small width of
5 the groove with the result that only the remaining
portion 33 on the slopes covers the entire wall of the
groove. On the hand, for a wide groove 37, the remaining
portion 33 covers only the slopes and the bottom 34 of
the groove is exposed similarly as in the embodiment 5.
10 Under this condition, when reactive spatter etching is
performed on Si the V-shaped fine groove 36 is unchanged
but the wide groove 37 is changed to a Y-shaped groove
deeper than the V-shaped fine groove 36, as shown in
Fig. 8.

15 According to this embodiment, grooves of dif-
ferent depths can be formed from grooves of different
widths at the same time.

For etching process for making slopes on the
side walls of the groove, when chloride gas such as CCl_4 ,
20 PCl_3 , SiCl_4 or the like is used to perform reactive
spatter etching, the (111) plane is not left completely
so that the slopes increase their angle with respect to
the vertical. Thus, under different etching conditions
the slope angle can be changed in the range from 55° to
25 90° and therefore the width of the groove can be made
finer as shown in Fig. 8. If the depth of the shallow
groove 36 is represented by D, the width, L of the shallow
groove 36 can be changed in the range from 0 to $1.4D$.

- 1 The width of the deep groove 37 can be changed in a wider range than that of L. Thus, in accordance with the invention, a fine groove of a V-shaped section the width of which is almost not limited, and a wider
- 5 groove of a Y-shaped section the depth of which is larger than that of the fine groove can be formed at the same time.

CLAIMS:

1. A semiconductor device having a plurality of elements formed in a surface region of a semiconductor substrate (1, 6, 7) and isolated from each other by a groove (10) formed in said substrate, and at least partly filled with insulating material (11, 12), characterized in that said groove has a gentle slope at its upper side wall portions and a steep slope at its lower side wall portions.
2. A semiconductor device according to Claim 1, wherein the upper and lower slopes of said groove are at about 30° to 65° and 70° to 90° respectively with respect to the main surface of said semiconductor substrate.
3. A semiconductor device according to Claim 1 or Claim 2, wherein insulating material is filled into the groove, on the wall surface of which an insulating film has previously been deposited.
4. A semiconductor device according to Claim 3, wherein said insulating material is selected from SiO_2 , Si_3N_4 , Al_2O_3 or phosphosilicate glass.
5. A semiconductor device according to Claim 1 or Claim 2, wherein said groove (10) has an insulating film (11, 12) deposited on its inner wall surface and is thereafter filled with polycrystalline silicon (13).
6. A semiconductor device according to Claim 5, wherein said insulating film is a single layer.
7. A semiconductor device according to Claim 5, wherein said insulating film has two layers (11, 12).
8. A semiconductor device according to Claim 7, wherein said two layers are made of SiO_2 and Si_3N_4 respectively.

9. A semiconductor device according to any one of Claims 5 to 8, wherein said insulating film is deposited on the side walls and bottom wall of said groove.

10. A semiconductor device according to any one of Claims 5 to 8, wherein said insulating film is deposited only on the side walls of said groove.

11. A method of manufacturing a semiconductor device comprising the steps of:

(1) depositing a silicon oxide film (8) and a silicon nitride film (9) in a multilayer on the surface of a semiconductor substrate (1, 6, 7);

(2) etching away an undesired portion of said silicon nitride film;

(3) etching away the exposed portion of said silicon oxide film and further over-etching to form a pent roof

(15) of said silicon nitride;

(4) etching said semiconductor substrate with a mask of said silicon oxide to form a groove of which the side wall (17) is sloped;

(5) etching said semiconductor substrate with a mask of said silicon nitride to form a groove (10) having a gentle slope at the upper wall and a steep slope at the lower wall;

(6) covering the wall surface of said groove with an insulating film (11, 12);

(7) etching away said silicon nitride; and

(8) filling a polycrystalline silicon (13) in said groove.

12. A method according to Claim 11, wherein said semiconductor substrate is a (100) oriented silicon substrate.

13. A method according to Claim 11 or Claim 12, wherein said pent roof is about 0.3 to 1.0 μm long.

14. A method according to any one of Claims 11 to 13, wherein said etching at step (4) is performed with an alkaline etchant.

15. A method according to any one of Claims 11 to 14, wherein said etching at step (5) is performed by reactive sputter etching process.

16. A method of manufacturing a semiconductor device comprising the steps of:

(1) depositing an insulating film (30) on the main surface of a semiconductor substrate (1, 6, 7);

- (2) etching away an undesired portion of said insulating film;
- (3) etching with use of a mask of said insulating film to form a groove having a sloped side wall (31) and a bottom wall approximately in parallel with said main surface;
- (4) forming a second insulating film (32) to cover at least the surface of said groove;
- (5) etching said second insulating film to expose the bottom of said groove and leave the part (33) of said second insulating film on said side wall of the groove; and
- (6) etching the bottom of said groove with use of a mask of the second insulating film (33) left on the side wall of said groove to form a groove (35) having a gentle slope at the upper side wall and a steep slope at the lower side wall.

FIG. 3a




FIG. 3b





FIG. 3c



3/5

FIG. 3d




FIG. 4





FIG. 5a



4/5

FIG. 5b




FIG. 6a





FIG. 6b



5/5

FIG. 7a




FIG. 7b




FIG. 7c





FIG. 8



12 **EUROPEAN PATENT APPLICATION**

21 Application number: 81304255.3

51 Int. Cl.³: **H 01 L 21/76**
H 01 L 27/04

22 Date of filing: 16.09.81

30 Priority: 17.09.80 JP 127987/80
08.07.81 JP 105574/81
19.08.81 JP 128760/81

43 Date of publication of application:
24.03.82 Bulletin 82/12

88 Date of deferred publication of search report: 10.11.82

84 Designated Contracting States:
DE FR GB IT

71 Applicant: Hitachi, Ltd.
5-1, Marunouchi 1-chome
Chiyoda-ku Tokyo 100(JP)

72 Inventor: Tamaki, Yoichi
217, Higashikoigakubo-1-chome
Kokubunji-shi(JP)

72 Inventor: Kure, Tokuo
1-3, Higashikoigakubo-3-chome
Kokubunji-shi(JP)


72 Inventor: Sato, Akira
48-18, Akatsukicho-1-chome
Hachioji-shi(JP)

72 Inventor: Higuchi, Hisayuki
24-4, Honcho-4-chome
Kokubunji-shi(JP)

74 Representative: Paget, Hugh Charles Edward et al,
MEWBURN ELLIS & CO. 2/3 Cursitor Street
London EC4A 1BQ(GB)

54 Semiconductor device and method of manufacturing the same.

57 A semiconductor device has a plurality of elements isolated by a groove (10) which is at least partly filled with insulating material. To avoid risk of breakage of conductive layers later formed on the groove, the groove has a gentle slope at its upper side wall portions, and a steep slope at its lower side wall portions. This groove (10) provides gentle steps at its mouth but occupies small area on the substrate (1), thus enabling an extremely high-density integrated circuit to be formed.





DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int. Cl. 7)
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	
A	<u>US - A - 3 900 350 (U.S. PHILIPS)</u> * fig. 4 *	1	H 01 L 21/76 H 01 L 27/04
A	<u>EP - A1 - 0 000 897 (IBM)</u> * claim 1; page 5, lines 29 to 33 * & <u>US - A - 4 104 086</u>	11	
A	Patent Abstracts of Japan Vol. 4, No. 24, 29 February 1980 page 99E173 & <u>JP - A - 54 - 162486</u>		TECHNICAL FIELDS SEARCHED (Int.Cl. 7) H 01 L 21/306 H 01 L 21/76 H 01 L 27/04
			CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons
<input checked="" type="checkbox"/> The present search report has been drawn up for all claims			&: member of the same patent family, corresponding document
Place of search Berlin		Date of completion of the search 30-07-1982	Examiner ROTHER